CLAIMS

What is claimed is:

- 1 1. A method of measuring an uncertainty window within which a target clock signal of an 2 electronic device makes state transitions, the method comprising: 3 defining a time window between features of a first and second reference clock signals; and comparing within the electronic device a plurality of cycles of the target clock signal to the 4 5 reference clock signals to determine whether the target clock signal makes state transitions within 6 the time window. 1 2. The method of measuring the uncertainty window as defined in claim 1 further comprising: generating the first and second reference clock signals within the electronic device; 2 phase delaying the second reference clock signal more than the first reference clock signal; 3 4 and 5 defining the time window between features of the first and second reference clock signals. 1 3. The method of measuring the uncertainty window as defined in claim 2 wherein defining 2 the time window further comprises defining the time window between corresponding rising edges
- 3 of the first and second reference clock signals.
- 1 4. The method of measuring the uncertainty window as defined in claim 1 wherein comparing 2 the reference clock signals to the target clock signal further comprises:

46222.01/1662.37900 - 34 -

phase detecting the first reference clock signal against the target clock signal to determine
whether the target clock signal makes its state transition before or after the first reference clock
signal;

phase detecting the second reference clock signal against the target clock signal to determine whether the target clock signal makes its state transition before or after the second reference clock signal, and wherein the target clock signal makes state transitions within the time window if those transitions are detected to be after the first reference clock signal and before the second reference clock signal.

1 5. A microprocessor, comprising:

6

7

8

9

10

- 2 a clock domain region having a target clock;
- a jitter measurement circuit associated with the clock domain region; and
- wherein the jitter measurement circuit measures an uncertainty window within which the cache clock makes state transitions.
- 1 6. The microprocessor as defined in claim 5 wherein the jitter measurement circuit further 2 comprises:
- a plurality of delay units creating a plurality of reference clock signals, each reference clock
 signal having the same frequency but differing in phase relationship; and
- a measurement unit coupled to the plurality of reference clock signals and the target clock, and wherein the measurement unit compares the target clock to the plurality of reference clock signals to determine the uncertainty window of the target clock.

46222.01/1662.37900 - 35 -

- 1 7. The microprocessor as defined in claim 6 wherein each of the delay unit further comprises
- 2 an inverter chain having a programmable delay.
- 1 8. The microprocessor as defined in claim 7 wherein the inverter chain further comprises:
- a coarse delay circuit coupled to the host clock, wherein the coarse delay circuit provides a
- 3 programmable delay in a first time range; and
- a fine delay circuit coupled to the coarse delay circuit, wherein the fine delay circuit
- 5 provides a programmable delay in a second time range which is smaller than the first time range.
- 1 9. The microprocessor as defined in claim 8 wherein the coarse delay circuit further
- 2 comprises:
- a plurality of delay elements each having a delay input signal and a delay output signal, the
- 4 plurality of delay elements coupled in series, and the first delay element having its delay input
- 5 signal coupled to a host clock;
- a multiplexer having a plurality of data inputs coupled one each to the delay output signals
- 7 of the plurality of delay elements coupled in series; and
- 8 wherein the coarse delay circuit implements its programmable delay by coupling only one
- 9 of the data inputs of the multiplexer to a data output of the multiplexer responsive a plurality of
- 10 control signals applied to the multiplexer.
- 1 10. The microprocessor as defined in claim 9 wherein the delay elements of the coarse delay
- 2 circuit further comprises four inverters coupled in series.

46222.01/1662.37900 - 36 -

- 1 11. The microprocessor as defined in claim 9 wherein the plurality of delay elements of the
- 2 coarse delay circuit further comprises sixteen delay elements.
- 1 12. The microprocessor as defined in claim 9 wherein the multiplexer having a plurality of data
- 2 inputs further comprises a multiplexer having sixteen data inputs.
- 1 13. The microprocessor as defined in claim 9 wherein the coarse delay circuit implements a
- delay varying between 80 and 3100 picoseconds.
- 1 14. The microprocessor as defined in claim 8 wherein the fine delay circuit further comprises a
- 2 of plurality of adjustable delay elements each having a delay input signal and a delay output signal,
- 3 the plurality of adjustable delay elements coupled in series, and the first delay element having its
- 4 delay input signal coupled to the coarse delay circuit.
- 1 15. The microprocessor as defined in claim 14 wherein the adjustable delay elements further
- 2 comprise an inverter having a plurality of transistors that may be selectively added to increase the
- 3 inverter's propagation speed.
- 1 16. The microprocessor as defined in claim 15 wherein the fine delay circuit implements delay
- 2 ranging from 200 to 500 picoseconds.
- 1 17. The jitter measurement unit as defined in claim 6 further comprising a calibration unit
- 2 configured to provide signals for calibration of the jitter measurement unit.

46222.01/1662.37900 - 37 -

1	18. The microprocessor as defined in claim 17 wherein the calibration unit further comprises:
2	a plurality of inverter pairs coupled in series, and a first inverter pair in the series coupled to
3	a clock signal, wherein a number of inverter pairs a propagating signals passes through in one
4	period of the clock signal is indicative of speed of the inverter pairs in the calibration unit;
5	a second plurality of inverter pairs coupled to the clock signal;
6	a first tap signal coupled to the second plurality of inverters between a first inverter pair
7	and a second inverter pair;
8	a second tap signal coupled to the second plurality of inverters after the second inverter
9	pair; and
10	wherein the phase difference between the first and second tap signals is proportional to a
11	known portion of the clock period.
1	19. A method of measuring an uncertainty window within which a target clock signal on a

- 19. A method of measuring an uncertainty window within which a target clock signal on a microprocessor die makes state transitions, the method comprising:
- generating on the microprocessor die a first and second reference clock signals having the same frequency but differing in phase relationship;
- defining a time window between features of the first and second reference clock signals;
- comparing on the microprocessor die a plurality of cycles of the target clock signal to the reference clock signals to determine whether the target clock signal makes state transitions within the time window;
- 9 adjusting the time window; and

2

3

4

repeating the comparing step and adjusting step to determine the uncertainty window.

46222.01/1662.37900 - 38 -

- 1 20. The method of measuring an uncertainty window as defined in claim 19 wherein
- 2 generating the first and second reference clock signal on the microprocessor die further comprises:
- 3 coupling a core clock signal to a first adjustable delay chain;
- delaying the core clock by a first length of time with the first adjustable delay chain to
- 5 create the first reference clock signal;
- 6 coupling the core clock signal to a second adjustable delay chain; and
- delaying the core clock by a length of time greater than the first length of time with the
- 8 second adjustable delay chain to create the second reference clock signal.
- 1 21. The method of measuring an uncertainty window as defined in claim 20 wherein delaying
- 2 the core clock with the first and second adjustable delay chain further comprises:
- applying the core clock to a plurality of buffers coupled in series; and
- 4 adjusting a desired delay for each buffer of the plurality of buffers by controlling the
- 5 amount of operational transistor area of buffer.
- 1 22. The method of measuring an uncertainty window as defined in claim 21 wherein applying
- 2 the core clock to a plurality of buffers further comprises applying the core clock to a plurality of
- 3 programmable delay inverting buffers.
- 1 23. The method of measuring an uncertainty window as defined in claim 19 wherein defining
- 2 the time window further comprises defining the time window between corresponding low voltage
- 3 to high voltage state transitions of the first and second reference clock signals.

46222.01/1662.37900 - 39 -

- 1 24. The method of measuring an uncertainty window as defined in claim 19 wherein adjusting
- 2 the time window further comprises adjusting the phase relationship of the first and second
- 3 reference clock signals.
- 1 25. The method of measuring the uncertainty window as defined in claim 24 wherein adjusting
- 2 the time window further comprises:
- 3 setting the time window smaller than an anticipated uncertainty window;
- 4 comparing the plurality of cycles of the target clock signal to the first and second reference
- 5 clock signals; and
- 6 expanding the time window until in the comparison of the plurality of target clock cycles
- 7 has substantially all the state transitions of the target clock signal within the time window.
- 1 26. The method of measuring an uncertainty window as defined in claim 24 wherein adjusting
- 2 the time window further comprises:
- 3 setting the time window larger than an anticipated uncertainty window;
- 4 comparing the plurality of cycles of the target clock signal to the first and second reference
- 5 clock signals;
- 6 contracting the time window until in the comparison of the plurality of target clock cycles
- 7 has transitions of state outside the time window; then
- 8 expanding the time window until the comparison of the plurality of clock cycles has
- 9 substantially all the state transitions occur within the time window.

46222.01/1662.37900 - 40 -

- 1 27. A system for measuring an uncertainty window of a target clock signal of a
- 2 microprocessor, the system comprising:
- a measurement circuit on the die of the microprocessor;
- 4 an external measurement system coupled the measurement circuit by way of a scan chain
- of the microprocessor, and wherein the external measurement system executes software adapted to
- 6 control the measurement circuit through the scan chain;
- wherein the external measurement system is further adapted to adjust a phase relationship
- 8 of a plurality reference clock signals having varying phase, the plurality of reference clock signals
- 9 define a plurality of time windows between corresponding features; and
- wherein the measurement circuit compares the target clock signal to the plurality of time
- windows to determine the uncertainty window of the target clock signal.
 - 1 28. The system for measuring the uncertainty window as defined in claim 27 wherein the
 - 2 measurement circuit further comprises:
 - a plurality of delay units each coupled to a host clock and creating the plurality of reference
 - 4 clock signals by selectively phase delaying the host clock signal by each of the delay units; and
 - a measurement unit coupled to the plurality of reference clock signals and the target clock
 - 6 signal, and wherein the measurement unit compares the plurality of reference clock signals to the
 - 7 target clock signal to determine the uncertainty window.
 - 1 29. The system for measuring the uncertainty window as defined in claim 28 wherein each of
 - 2 the plurality of delay units further comprises:

46222.01/1662.37900 - 41 -

- a coarse delay circuit coupled to the host clock, wherein the coarse delay circuit provides a programmable delay in a first time range; and
- a fine delay circuit coupled to the coarse delay circuit, wherein the fine delay circuit

 provides a programmable delay in a second time range which is smaller than the first time range.
- 1 30. The system for measuring the uncertainty window as defined in claim 29 wherein the coarse delay circuit further comprises:
- a plurality of inverter quadruplets comprising four inverters coupled in series, each inverter quadruplet having a delay input signal and a delay output signal, the plurality of inverter quadruplets coupled in series, and a first inverter quadruplet having its delay input signal coupled to the host clock;
- a multiplexer having a plurality of data inputs coupled one each to the delay output signals

 of the plurality of inverter quadruplets; and
- wherein the coarse delay circuit implements its programmable delay by coupling only one of the data inputs of the multiplexer to a data output of the multiplexer responsive a plurality of control signals applied to the multiplexer.
 - The system for measuring the uncertainty window as defined in claim 28 wherein the measurement unit further comprises a minimum/maximum unit coupled to the external system by way of the scan chain, and wherein the minimum/maximum unit is adapted to determine a minimum and maximum thermometer codes in each measurement run.

46222.01/1662.37900 - 42 -

- 1 32. The system for measuring the uncertainty window as defined in claim 27 wherein the
- 2 external measurement system further comprises a microcontroller adapted to execute software
- 3 algorithms coupled to the measurement circuit by way of the scan chain.
- 1 33. In system for measuring on the die of the electronic device an uncertainty window within
- 2 which a target clock signal may make a state transition, a method of calibrating a measurement
- 3 circuit comprising:
- 4 generating a first and second calibration signal, each calibration signal having the same
- 5 frequency, but differing in phase relationship by a known period of time;
- 6 phase locking an output signal of a programmable delay chain to the first calibration signal;
- 7 noting a number of programmable taps required to phase lock to the first calibration signal;
- 8 phase locking the output signal of the programmable delay chain to the second calibration
- 9 signal;
- noting the number of programmable taps required to phase lock to the second calibration
- 11 signal;
- attributing the difference in the number of taps to lock to the first and second calibration
- signal to the known period of time; and thereby
- attributing to each tap a portion of the known period of time.
- 1 34. The method of calibrating a measurement circuit as defined in claim 33 wherein generating
- 2 the first and second calibration signal further comprises:
- 3 applying a host clock signal to a first delay element having known propagation delay to
- 4 create the first calibration signal; and

46222.01/1662.37900 - 43 -

- applying the first calibration signal to a second delay element having known propagation
- 6 delay to create the second calibration signal.
- 1 35. The method of calibrating the measurement circuit as defined in claim 34 wherein applying
- 2 the host clock to the first delay element and applying the first calibration signal to the second delay
- 3 element further comprises:
- 4 applying the host clock and first calibration signal to respective inverter pairs having the
- 5 same propagation delay.
- 1 36. The method of calibrating the measurement circuit as defined in claim 33 wherein the
- 2 phase locking steps further comprise:
- 3 propagating a signal along the delay chain set up for a delay longer than required to lock to
- 4 the respective signal;
- 5 comparing state transitions of the signal to the respective calibration signal; and if the
- 6 comparison reveals the propagating signal makes a state transition after the respective calibration
- 7 signal;
- 8 increasing the propagation speed along the delay chain; and
- 9 repeating the comparing step and the increasing the propagation speed step until the signal
- makes a state transition at substantially the same time as the respective calibration signal.
 - 1 37. The method of calibrating the measurement circuit as defined in claim 33 wherein noting
- 2 the number of programmable taps further comprises shifting tap information off the die of the
- 3 electronic device by way of a serial communication pathway.

46222.01/1662,37900 - 44 -

- 38. 1 The method of calibrating the measurement circuit as defined in claim 37 wherein shifting 2 the tap information off the die further comprises shifting the tap information off the die by way of a 3 scan chain. 1 39. A microprocessor comprising: 2 a core region adapted to execute software routines; a cache region acting as a working memory for the core region, and the cache region also 3 having a cache clock; and 4 5 a measurement means on the microprocessor die for determining skew and jitter of the 6 cache clock. The microprocessor as defined in claim 39 wherein the measurement means further 40. 1 -2 comprises: 3
- a reference signal generating means for creating a reference clock signal; and
- 4 a comparison means for comparing the reference clock signal to the cache clock to 5 determine the skew and jitter of the cache clock.
- 1 41. The microprocessor as defined in claim 40 wherein the reference signal generating means
- 2 further comprises:
- 3 an adjustable delay means coupled to a host clock for providing an adjustable time delay of
- 4 the host clock signal; and

- 45 -46222.01/1662.37900

a control means coupled to the adjustable delay means and to a scan chain, wherein the control means adjusts the time delay of the adjustable delay means responsive to commands

7

communicated over the scan chain.

- 1 42. The microprocessor as defined in claim 41 wherein the adjustable delay means further comprises:
- a coarse delay means coupled to the host clock for providing an adjustable time delay having a first range; and
- a fine delay means coupled to the coarse delay means for providing an adjustable delay having a range smaller than that of the first range.
- 1 43. The microprocessor as defined in claim 40 wherein the comparison means further 2 comprises:
- a phase detection means coupled to the reference clock signal and the cache clock, and
 wherein the phase detection means for detecting the phase relationship between the reference clock
 signal and the cache clock; and
- a means for determining the maximum and minimum detected phase relationship.
- 1 44. The microprocessor as defined in claim 40 wherein the measurement means further 2 comprises a calibration means for generation a plurality of calibration signals, the calibration 3 means coupled to the reference signal generating means.

46222.01/1662.37900 - 46 -

- 1 45. A method for determining an uncertainty window within which a target clock signal of an electronic device makes state transitions, the method comprising:
- generating on a microprocessor die a first, second, third and fourth reference clock signals
 having the same frequency but differing in phase relationship;
- defining a first time bin between respective features of the first and second reference clock signals, defining a second time bin between respective features of the second and third reference clock signals, and defining a third time bin between respective features of the third and fourth reference clock signals;
- comparing on the microprocessor die a plurality of cycles of the target clock signal to the reference clock signals to determine in which bin the target clock signal makes it state transitions;
- adjusting the phase relationship of at least one of the reference clock signals, and thereby adjusting the time width of at least one time bin; and
- repeating the adjusting step and the comparing step until the uncertainty window is determined.
- 1 46. The method of measuring an uncertainty window as defined in claim 45 wherein 2 generating the first, second, third and fourth reference clock signals on the microprocessor die
- 4 coupling a core clock signal to a first adjustable delay chain;

3

further comprises:

- delaying the core clock by a first length of time with the first adjustable delay chain to create the first reference clock signal;
- 7 coupling the core clock signal to a second adjustable delay chain;

46222.01/1662.37900 - 47 -

- delaying the core clock signal by a second length of time greater than the first length of

 time with the second adjustable delay chain to create the second reference clock signal;
- coupling the core clock signal to a third adjustable delay chain;
- delaying the core clock signal by a third length of time greater than the second length of time with the third adjustable delay chain to create the third reference clock signal;
- coupling the core clock signal to a fourth adjustable delay chain; and
- delaying the core clock signal by a fourth length of time greater than the second length of time with the fourth adjustable delay chain to create the fourth reference clock signal.
 - 1 47. The method of measuring an uncertainty window as defined in claim 46 wherein delaying
- 2 the core clock with the first, second, third and fourth adjustable delay chain further comprises:
- applying the core clock to a plurality of buffers coupled in series; and
- 4 adjusting a desired delay for each buffer of the plurality of buffers by controlling the
- 5 amount of transistor area of buffer.
- 1 48. The method of measuring an uncertainty window as defined in claim 47 wherein applying
- 2 the core clock to a plurality of buffers further comprises applying the core clock to a plurality of
- 3 programmable delay inverting buffers.
- 1 49. The method of measuring an uncertainty window as defined in claim 45 wherein defining
- 2 the time window further comprises defining the time window between corresponding low voltage
- 3 to high voltage state transitions of the first and second reference clock signals, second and third
- 4 reference clock signals, and the third and fourth reference clock signals.

46222.01/1662.37900 - 48 -

- 1 50. The method of measuring an uncertainty window as defined in claim 45 wherein adjusting
- 2 the time bins further comprises adjusting the phase relationship of at least one of the first, second,
- 3 third and fourth reference clock signals.
- 1 51. The method of measuring the uncertainty window as defined in claim 50 wherein adjusting
- 2 the time bins further comprises:
- 3 setting at least one time bin smaller than an anticipated uncertainty window;
- 4 comparing the plurality of cycles of the target clock signal to the at least one time bin; and
- 5 expanding the at least one time bin until in the comparison of the plurality of target clock
- 6 cycles has substantially all the state transitions of the target clock signal within the at least one time
- 7 bin.

1

- 1 52. The method of measuring an uncertainty window as defined in claim 50 wherein adjusting
- 2 the time bin further comprises:
- setting at least one time bin larger than an anticipated uncertainty window;
- 4 comparing the plurality of cycles of the target clock signal to the at least one time bin;
- 5 contracting the time width of the at least one time bin until in the comparison of the
- 6 plurality of target clock cycles has transitions of state outside the at least one time bin; then
- 7 expanding the time window until the comparison of the plurality of clock cycles has
- 8 substantially all the state transitions occur within the at least one time bin.
 - 53. A microprocessor, comprising:

46222.01/1662.37900 - 49 -

2	a cache region having a cache clock;
3	a jitter measurement circuit associated with the cache region, wherein the jitter
4	measurement circuit measures an uncertainty window within which the cache clock makes state
5	transitions;
6	wherein the jitter measurement circuit further comprises:
7	four delay units creating a four reference clock signals, each reference clock signal
8	having the same frequency but differing in phase relationship;
9	a measurement unit coupled to the four reference clock signals and the cache clock
10	and wherein the measurement unit compares the cache clock to the plurality of reference clock
11	signals to determine the uncertainty window of the cache clock; and
12	a calibration unit coupled to the delay unit and configured to provide signals for
13	calibration of the jitter measurement unit.

- 1 54. The microprocessor as defined in claim 53 wherein each of the delay unit further comprises 2 an inverter chain having a programmable delay.
- 1 55. The microprocessor as defined in claim 54 wherein the inverter chain further comprises:
- 2 a coarse delay circuit coupled to the host clock, wherein the coarse delay circuit provides a
 3 programmable delay in a first time range; and
- a fine delay circuit coupled to the coarse delay circuit, wherein the fine delay circuit provides a programmable delay in a second time range which is smaller than the first time range.
 - 56. The microprocessor as defined in claim 55 further comprising:

46222.01/1662.37900 - 50 -

1

- 2 said coarse delay circuit provides a programmable delay in the range of 80 to 3100 3 picoseconds; and
- 4 said fine delay circuit provides a programmable delay in a range of 200 to 500 picoseconds.
- 1 57. The microprocessor as defined in claim 55 wherein the coarse delay circuit further 2 comprises:
- 3 sixteen inverter quadruplets each having a delay input signal and a delay output signal, the 4 sixteen inverter quadruplets coupled in series, and a first inverter quadruplet having its delay input 5
- 6 a multiplexer having a sixteen data inputs coupled one each to the delay output signals of 7 the inverter quadruplets; and
- 8 wherein the coarse delay circuit implements its programmable delay by coupling only one 9 of the data inputs of the multiplexer to a data output of the multiplexer responsive a plurality of 10 control signals applied to the multiplexer.
- 1 58. The microprocessor as defined in claim 55 wherein the fine delay circuit further comprises 2 eight adjustable delay elements each having a delay input signal and a delay output signal, the 3 plurality of adjustable delay elements coupled in series, and the first delay element having its delay 4 input signal coupled to the coarse delay circuit.
- 1 59. The microprocessor as defined in claim 58 wherein the adjustable delay elements further 2 comprise an inverter having a plurality of transistors that may be selectively added to increase the 3 inverter's propagation speed.

- 51 -46222.01/1662.37900

signal coupled to a host clock;

- The microprocessor as defined in claim 53 wherein the calibration unit further comprises: 1 60. thirty five inverter pairs coupled in series, and a first inverter pair in the series coupled to a 2 clock signal, wherein a number of inverter pairs a propagating signals passes through in one period 3 of the clock signal is indicative of speed of the inverter pairs in the calibration unit; 4 two inverter pairs coupled to the clock signal; 5 a first tap signal coupled to the inverters between a first inverter pair and a second inverter 6 7 pair; a second tap signal coupled to the two inverters after the second inverter pair; and 8 wherein the phase difference between the first and second tap signals is proportional to a 9 10 known portion of the clock period. The microprocessor as defined in claim 53 wherein the measurement unit further 1 61. 2 comprising:
 - a phase detection circuit coupled to the four reference clock signals and the cache clock which compares the four reference clock signals and generates a thermometer code for each such comparison; and
 - a min/max unit coupled to the phase detection unit and also to a scan chain, the min/max united adapted to record the minimum and maximum values produced by said phase detection circuit, and wherein the min/max unit further adapted to ship the minimum and maximum values off the microprocessor by way of the scan chain.

46222.01/1662.37900 - 52 -

6

7

8

9